Evaluation of The Scalability of Round Robin Arbiters for NoC Routers on FPGA Impact of Round Robin Arbiters on Router’s performance for NoCs on FPGAs A reconfigurable 2-D IDCT architecture for HEVC encoder/decoder Scalable Integer DCT Architecture for HEVC Encoder High Performance Two-Select Arbiter High Performance 2D-DCT Architecture for HEVC Encoder