Implementation of a smart and power efficient Turbo Decoder using SDR algorithm Quantitative Analysis and Comparison of Symmetric Cryptographic Security Algorithms Architecture of ASIP Crypto-Processor for Dynamic Runtime Security Applications 16-bit RISC Cryptographic Processor Architecture for Security Operations on Virtex5 FPGA