Staff Members - Benha University
Efficient modular-pipelined AES implementation in counter mode on ALTERA FPGA
• 2003
Publication Information
Authors
François Charot, Eslam Yahya, Charles Wagner
Keywords
Not Available
Journal
Not Available
Publisher
Not Available
Volume
Not Available
Issue
Not Available
Pages
Not Available
publication.type
International
Paper Link
Not Available
Supplementary Materials
Not Available
Abstract
Abstract This paper describes a high performance single-chip FPGA implementation of the
new Advanced Encryption Standard (AES) algorithm dealing with 128-bit data/key blocks
and operating in Counter (CTR) mode. Counter mode has a proven-tight security and it
enables the simultaneous processing of multiple blocks without losing the feedback mode
advantages. It also gives the advantage of allowing the use of similar hardware for both
encryption and decryption parts. The proposed architecture is modular. The architecture ...
new Advanced Encryption Standard (AES) algorithm dealing with 128-bit data/key blocks
and operating in Counter (CTR) mode. Counter mode has a proven-tight security and it
enables the simultaneous processing of multiple blocks without losing the feedback mode
advantages. It also gives the advantage of allowing the use of similar hardware for both
encryption and decryption parts. The proposed architecture is modular. The architecture ...