Banner

16-bit RISC Cryptographic Processor Architecture for Security Operations on Virtex5 FPGA

International Electrical Engineering Journal (IEEJ) • 2016
العودة
معلومات البحث
المؤلفون Mahaba saad aziz, Khalid Youssef , Hala Abdel-Kader, Mohamed Tarek
الكلمات المفتاحية Cryptographic Processor, DES, 3DES, AES, Blowfish, RC5, RC6, Data Encryption, FPGA
المجلة العلمية International Electrical Engineering Journal (IEEJ)
الناشر Not Available
المجلد 7
العدد 6
الصفحات 2286-2291
publication.type International
رابط البحث Not Available
المواد المرفقة Not Available
الملخص
Security is one of the most important features in data communication due to the rapid evolution of communication systems offers and to a very large percentage of population, access to a huge amount of information and a variety of means to use in order to exchange personal data. Cryptographic algorithms are mainly used for this purpose to obtain confidentiality and integrity of data in communication. This paper provides a dynamic crypto processor used for some symmetric key cryptographic ciphers (DES, 3DES, AES, Blowfish, RC5, and RC6). Also, provides an implementation of 16bit cryptographic processor that performs logical operations and arithmetic operations like rotate shift left, modular addition 2^16, S_box operation, and key expansion operation on virtex5, xc5vlx50-3ff324 FPGA. Simulation results show that developed processor working with high Speed, low power, and low delay time.