This paper presents a pipelined Adaptive Viterbi algorithm of rate ½ convolutional coding with a constraint length K = 3 which is designed in a reconfigurable hardware to take full advantage of algorithm parallelism, specialization and the throughput rate. In present work, the hardware implementation of the pipelined Adaptive Viterbi algorithm is performed using FPGA processor (Spartan-3AN starter Field Programmable Gate Array (FPGA) kit), and Model- Sim simulation results are performed to ensure that the implemented scheme satisfy the design specification. On the other hand, processing time, power consumption, and design capacity should be studied well for real time implementation.