Theme-Logo
  • Login
  • Home
  • Course
  • Publication
  • Theses
  • Reports
  • Published books
  • Workshops / Conferences
  • Supervised PhD
  • Supervised MSc
  • Supervised projects
  • Education
  • Language skills
  • Positions
  • Memberships and awards
  • Committees
  • Experience
  • Scientific activites
  • In links
  • Outgoinglinks
  • News
  • Gallery
publication name Fredj A, Ben Abdallah M, Malek J, Azar AT (2016) Fundus Image Denoising Using FPGA Hardware Architecture. Int. J. Computer Applications in Technology, 54 (1), 1-13.
Authors
year 2016
keywords SRAD filter; FPGA; field-programmable gate arrays; parallel architecture; retinal fundus images; fundus image denoising; image processing; anisotropic diffusion; retinal images.
journal Int. J. of Computer Applications in Technology
volume 54
issue 1
pages 1-13
publisher Inderscience Enterprises Ltd.
Local/International International
Paper Link http://www.inderscienceonline.com/doi/abs/10.1504/IJCAT.2016.077791
Full paper download
Supplementary materials Not Available
Abstract

Image processing algorithms, implemented in hardware, have recently emerged as the most viable solution for improving the performance of image processing systems. In this paper, a version of an anisotropic diffusion technique is used to reduce noise from retinal images, namely Speckle Reducing Anisotropic Diffusion (SRAD). The SRAD filter can improve images corrupted by multiplicative or additive noise, but it has been the most computationally complex and it has not been suitable for software implementation in real-time processing. In this paper, an efficient Field-Programmable Gate Array (FPGA)-based implementation of the SRAD filter is presented to accelerate the processing time. A comparison of the most used classical suppression filters like Gaussian, Median, Perona and Malik anisotropic diffusion has been carried out. The experimental results reveal a 38× performance improvement over the original MATLAB implementation and a 1.33× performance improvement over the hardware implementation using the Xilinx System Generator tool.

Benha University © 2023 Designed and developed by portal team - Benha University